Գրեք սա: Specification and verification of gate-level VHDL models of synchronous and asynchronous circuits / David M. Russinoff.