(2013). Finite state machines in hardware: Theory and design (with VHDL and SystemVerilog) / Volnei A. Pedroni.
Citace podle Chicago (17th ed.)Finite State Machines in Hardware: Theory and Design (with VHDL and SystemVerilog) / Volnei A. Pedroni. 2013.
Citace podle MLA (9th ed.)Finite State Machines in Hardware: Theory and Design (with VHDL and SystemVerilog) / Volnei A. Pedroni. 2013.
Upozornění: Tyto citace jsou generovány automaticky. Nemusí být zcela správně podle citačních pravidel..